

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/620,151	07/15/2003	Matthew A. Kliesner	72206	8500
27975 7590 08/16/2007 ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A. 1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE			EXAMINER	
			TRAN, KHANH C	
P.O. BOX 379 ORLANDO, F.	-	ART UNIT	PAPER NUMBER	
ORDANIDO, I			2611	
		•		
			MAIL DATE	DELIVERY MODE
			08/16/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/SB/08)

4) Interview Summary (PTO-413)

6) Other:

Paper No(s)/Mail Date. _____.

5) Notice of Informal Patent Application

DETAILED ACTION

1. The Amendment filed on 06/14/2007 has been entered. Claims 1-15 are pending in this Office action.

Response to Arguments

2. Applicant's arguments, see Applicants' Remarks, filed on 06/14/2007, with respect to the rejection(s) of claim(s) 1-4, 6-9 and 11-14 under 35 U.S.C 102(b) and claim(s) 5, 10 and 15 under 35 U.S.C 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Vergnes et al. U.S. Patent 5,977,805 in view of Perrot U.S. Patent 6,988,227 B1.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vergnes et al. U.S. Patent 5,977,805 in view of Perrot U.S. Patent 6,988,227 B1.

Regarding claim 1, Vergnes et al. teaches in FIG. 6 a circuit diagram of a phase lock loop employing the frequency synthesis circuit of FIG. 1 as a numerically controlled oscillator.

In column 6 line 40 via column 7 line 45, with reference to FIG. 6, an input signal containing the digital tuning word is applied to the phase lock loop along line 81. The input signal is a base band signal, which includes the phase of the system transmitter clock itself at a nominal frequency, where the phase of the clock signal is used as a reference for a local oscillator in the receiver at the nominal frequency.

Phase comparator 85 transmits recovered input data to filter 87 for elimination of spurious signals and then transmitted to oscillator 89, which is a numerically controlled oscillator illustrated in FIG. 1. FIG. 1 discloses a multi-tap delays line 4. The numerically controlled oscillator 89 selects from available phase delays (shown in FIG. 1) to provide a recovered clock signal along line 93. This output frequency is integrated, in order to generate the phase, by a second integrator 95 in a feedback loop 97 and transmitted back to phase comparator 85 which provides a phase lock. The available phase delays of oscillator 89 resemble the delays available in the delay line 41 of FIG. 1. The PLL in FIG. 6 further discloses an error filter 87 and accumulator 17 (shown in FIG. 1 respectively).

Vergnes et al. differs from the pending claim in that Vergnes does not disclose a gain element as claimed in the application claim.

Perrot discloses a conventional PLL 100 (shown in FIG. 1) being used to perform a clock recovery operation. The conventional PLL includes conventional phase detector 102, loop amplifier and filter 112 and VCO 108.

Vergnes et al. and Perrot teachings teach in the same field of endeavor. Because loop amplifier and filter are implemented in the conventional PLL, one of ordinary skill in the art at the time the invention was made would have been motivated to modify Vergnes et al. PLL to further include a loop amplifier.

Regarding claims 2, in column 7 lines 15-45, Vergnes et al. further discloses that the phase comparator 85 compares the phase relationship between the recovered clock signal and an input data signal to generate a difference signal fed to oscillator 89, which is a numerically controlled oscillator as illustrated in FIG. 1. The frequency of the recovered clock signal over time may be higher or lower in frequency than the frequency of the reference clock on line 91. In view of the foregoing disclosure, in response to the difference signal, an output of the delay line provides later-in-time delay relative to the previous output of the delay line when the frequency of recovered clock signal is lower than the frequency of the reference clock; see also column 7 lines 1-45.

Regarding claim 3, the rejection argument is very similar to claim 2 rejection. In this case, in response to the difference signal, an output of the delay line provides

Application/Control Number: 10/620,151

Art Unit: 2611

earlier-in-time delay relative to the previous output of the delay line when the frequency of recovered clock signal is higher than the frequency of the reference clock.

Regarding claim 4, claim is rejected on the same ground as for claim 2 because of similar scope.

Regarding claim 5, in column 1 line 55 via column 2 line 50, Vergnes et al. teaches the input digital word is fed to an accumulator whose value reaches periodically a threshold. This period depends on the input digital word value, which depends on the phase difference at the output of phase comparator 83 shown in FIG. 6. The accumulator 17, of course, overflows. In Vergnes et al. teachings, accumulator underflow and overflow are both called "overflow". The total amount of delay is fed to a multiplexer which operates on an incoming digital word by shifting the local oscillator frequency signal by a phase delay unit each time a new increment occurs on the integrator 13 (counter) located just before the multiplexer 33 shown in FIG. 1.

Regarding claim 6, claim is rejected on the same ground as for claim 1 because of similar scope. Furthermore, the PLL in FIG. 6 corresponds to the claimed control circuit.

Regarding claim 7, claim is rejected on the same ground as for claim 2 because of similar scope.

Regarding claim 8, claim is rejected on the same ground as for claim 3 because of similar scope.

Regarding claim 9, claim is rejected on the same ground as for claim 4 because of similar scope.

Regarding claim 10, claim is rejected on the same ground as for claim 5 because of similar scope.

Regarding claim 11, claim is rejected on the same ground as for claim 6 because of similar scope.

Regarding claim 12, claim is rejected on the same ground as for claim 7 because of similar scope.

Regarding claim 13, claim is rejected on the same ground as for claim 8 because of similar scope.

Regarding claim 14, claim is rejected on the same ground as for claim 9 because of similar scope.

Regarding claim 15, claim is rejected on the same ground as for claim 10 because of similar scope.

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Tran whose telephone number is 571-272-3007. The examiner can normally be reached on Monday - Friday from 08:00 AM - 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

KCT

KHANH C. TRAN PRIMARY EXAMINER 08/07/2007 AU 2611